MC
Maciej Czekaj
Semihalf
Lead S/W Engineer
dr Maciej Czekaj is lead s/w engineer at Semihalf, specializing in embedded systems and networking applications. He has received his Comp. Sci. PhD program at AGH University (Kraków, Poland) on high-speed network acceleration. He is a contributor to the DPDK project (https://www.dpdk.org/) where he is a co-author of one of the first ARM64 Ethernet device drivers (VNIC on ThunderX ARM64 server). Recently, he has been working on Clang compiler technology for Xtensa DSP processors.